Efforts to replace polycrystalline silicon ͑poly-Si͒ gate electrodes at the 45 nm technology node have increased significantly due, in part, to the poly-Si depletion effect and poly-Si incompatibility with high-k dielectrics. However, the development of metal gates with work function near the Si band edges has been difficult on Hf-based gate dielectrics. This has been attributed to several possible factors including Fermi level pinning and interfacial dipole formation. [1] [2] [3] It is therefore becoming increasingly apparent that the work function of the metal gate may have to be tailored by engineering the metal/dielectric interface. We have previously reported that AlN interfacial layer can be used to achieve p-type metal gate on Hf-based gate dielectrics. 4 In this letter we demonstrate that La 2 O 3 interfacial layer can be used to achieve n-type metal gate performance on Hf-based gate dielectrics.
Transistors were fabricated using conventional fabrication processes on p-type silicon substrates. The gate stack was formed by first depositing HfSiO x films using atomic layer deposition ͑ALD͒. A thin ͑0.5-2.0 nm͒ La 2 O 3 film was then deposited on the HfSiO x film using a molecular beam expitaxy ͑MBE͒ process that has been previously described. 5 Several metal gates including TaN, TiN, and HfSi x , were then deposited by either sputtering or ALD. The metal gates were then capped with polycrystalline silicon ͑poly-Si͒, implanted by phosphorous, and subsequently activated during the junction anneal process ͑1070°C spike annealing͒. The transistor fabrication then continued using conventional methods through the first metal level. The devices were then subjected to a forming gas annealing at 400°C for 30 min. Device characterization was performed using a commercial semiconductor analyzer. Chemical analysis of the gate stack was performed on device and blanket wafers using secondary ion mass spectroscopy ͑SIMS͒ and x-ray photoelectron spectroscopy ͑XPS͒. Figure 1 illustrates the capping process used in this study. A thin layer of La 2 O 3 is deposited on the HfSiO gate dielectric using a MBE process. The whole stack was then subjected to an annealing treatment either before or after metal gate deposition to induce intermixing of the two layers. The La 2 O 3 film thickness was varied over a wide range ͑0-2 nm͒, but data are presented in this letter for 0.5 and 1.0 nm thick La 2 O 3 interlayers. These thickness values result, upon mixing of the two dielectrics, in a dielectric layer with 15 and 28 at. % La, respectively. bonds. Specifically, in the as-deposited samples, the dominant O 1s peak was around 532 eV, which could be attributed to Si-O bonds. 7 The as-deposited samples also had peaks around 530 eV which could be attributed to both La-O and Hf-O bonding. 7 However, after high temperature processing, the location of the dominant O 1s peak shifted to an intermediate binding energy ͑around 531 eV͒. This result is consistent with either La-O-Si or La-O-Hf bond formation. The La-O-Si formation based on the analysis of the O 1s bonding has been reported by others who have studied LaSiO x thin film formation. 8, 9 These data therefore suggest that La not only mixes with the starting HfSiO film but also bonds with the film, leading to the formation of a HfLaSiO x dielectric. Figure 3 shows the transistor CV curves for devices with HfSiO film and for devices with HfLaSiO dielectric formed using the La 2 O 3 capping process. The C-V curves indicate a distinct shift in the flatband voltage and threshold voltage of the devices with increasing La 2 O 3 content. The threshold voltage shifted by nearly 400 mV with the initial addition of about 15% La ͑0.5 nm La 2 O 3 capping layer͒ and by 550 mV with the addition of 28% La ͑1.0 nm capping layer͒. Notice that the CV curves are shifted in parallel without any stretch or distortion in the transistor CV curves. The channel doping concentration for these devices was about 4 ϫ 10 18 cm −3 and no channel counterdoping was performed, indicating true band-edge work function for the TaN film. In fact the threshold voltage ͑V t ͒ of the device with 1.0 nm La 2 O 3 capping is the same as that of reference n+ poly-Si using the same transistor fabrication flow ͑0.27 V͒. The V t uniformity for these devices was excellent showing less than 10 mV variation across the 200 mm wafer. What is interesting is that significant reduction in V t actually takes place without compromising the equivalent oxide thicker ͑EOT͒ of the stack. In fact, Fig. 4 shows that the EOT increase by less than 0.03 nm for a threshold voltage reduction of more than 400 mV. Figure 5 shows that the high field mobility of the gate stack is not degraded by the incorporation of the La 2 O 3 capping layer and that mobilities as high as 92% of the universal SiO 2 curve can be achieved. However, the low-field mobility is somewhat degraded, with the degradation amount being dependent on the thickness of the La 2 O 3 layer. This degradation is likely due to the columbic scattering from La-related bulk charges in the gate dielectric.
The mechanism by which the work function shift may occur may be related to either bulk or interfacial phenomenon. One possibility is that La-related bulk positive charges in the HfSiO dielectric shift the C-V curve to lower ͑more negative V FB ͒ values and hence lower negative metal-oxide semiconductor field-effect transistor V t . Support for this hypothesis comes from the La 2 O 3 thickness dependence of the V t shift ͑Fig. 3͒ and also from the low-field mobility degradation shown in Fig. 4 . However, we believe that La-related bulk charges cannot alone entirely account for the entire V FB shifts. One result is shown in Fig. 6 and indicates that the amount of the V FB shift also depends on the metal gate material. Had this shift in V FB been entirely caused by Larelated bulk charges in the HfSiO film, then one should to first order expect very little dependence on the metal gate. Instead, the shift from some metals is as much as 400 mV, while it is ϳ150 mV for others. So La-related bulk charges is not ruled out, but we believe that other factors contribute to the observed V FB shift. One possibility is that La substitutes on the Si and/or Hf sites, acting as an acceptor dopant and creating an excess amount of holes in the HfLaSiO. It is possible that oxygen vacancies, which normally act as donors, may be created to balance the excess hole concentration. Since oxygen vacancies are positively charged, they can produce a CV shift in the direction observed. Another factor that can contribute to the observed V FB shift is the transfer of electrons from an atom of small electronegativity ͑La͒ to one of higher electronegativity ͑Hf or Ta͒, which can create an interfacial dipole and Fermi level pinning as has been described by Robertson. 10 This phenomenon can explain the electrode dependence observed in these La-incorporated HfSiO films. The electronegativities of La, Ta, Ti, and Hf are 1.1, 1.5, 1.5, and 1.3, respectively. The largest difference in electronegativity is between Ta and La, which is about 0.4. The work function change was largest for the Ta and Ti containing gates compared to Hf-containing gates. This indeed may indicate that the electron transfer argument is plausible.
In conclusion, we have demonstrated a novel La 2 O 3 capping scheme that results in negative metal-oxide semiconductor ͑NMOS͒ band-edge metal gate performance. The technique combines the excellent mobilities of Hf-based dielectrics with the band-edge metal gate performance. The work function shift can be attributed to both bulk and interfacial phenomena.
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